2ME904901 B & R Automation
Wake Industrial LLC is not an authorized distributor of this product.
No Tariffs On US Orders- Straightforward Pricing: No Rush Fees, No Credit Card Fees
The 2ME904901 is a controller manufactured by B & R Automation as part of the System 2010 Controllers series. It includes 1 MB EPROM as nonvolatile memory and 512 KB SRAM as volatile memory, along with OS ROM, RAM, and PROM for its memory contents. The controller is intended for installation in the processor slot and requires power to be off for hot swapping.
To contact sales for pricing and lead time:
Payment Methods
Shipping Methods
Our Credentials
Product Description:
The 2ME904901 is a controller module produced by B & R Automation for the System 2010 Controllers series. It is intended for the processor bay of a 2010 rack where it executes user programs, manages I/O scanning, and maintains task scheduling within an automated cell. By housing the operating system and application memory on board, the unit provides deterministic logic control without relying on external storage devices, which is critical for repeatable sequencing and machine safety interlocks.
The module may be exchanged only when power is removed, a restriction captured by its Power Off Only hot-swap classification. Mechanical keying guides it into the designated Processor Slot, ensuring correct backplane alignment and access to system buses. Firmware resides on the embedded PCC operating system, so user tasks interface with a real-time kernel rather than a general-purpose platform. Application variables and process data are buffered in 512 KB SRAM, giving rapid read/write performance during scan cycles, while persistent configuration files are secured in 1 MB EPROM that retains contents after power loss.
Program storage is organized as OS ROM, RAM, PROM segments, each serving a distinct role in boot, execution, and archival processes. These segments are flagged collectively as Application Memory, allowing the compiler to partition code and data without manual paging. The operating-system image is marked Not User-Deletable, preventing accidental removal during field updates and guaranteeing a recoverable startup path even if an application is corrupted. By combining nonvolatile PROM with battery-backed SRAM, the design separates mission-critical parameters from transient calculations, which minimizes downtime after an unplanned shutdown. Every element, from the memory hierarchy to the bus connectors, is engineered by B & R Automation to fit the deterministic timing and serviceability expectations of discrete-control installations.