5PP5CP.US15-00 B & R Automation
Wake Industrial LLC is not an authorized distributor of this product.
The B & R Automation 5PP5CP.US15-00 is part of the 5PP Power Panels series and features an Intel Atom Z510PT processor with a clock frequency of 1100 MHz and 45 nm architecture. It is equipped with 2 GB DDR2 memory, a single memory channel, and uses the Intel US15WPT chipset. The integrated Intel Graphics Media Accelerator 500 supports up to 256 MB graphics memory and a maximum color depth of 32-bit.
Internal Product Review
The 5PP5CP.US15-00 is a B & R Automation 5PP Power Panel built around an Intel Atom Z510PT processor with an 1100 MHz clock frequency. The Intel Graphics Media Accelerator 500 and 32-bit color depth support clean visualization for operator-facing industrial applications. A well-matched platform for compact machine interfaces, with up to 2 GB DDR2 memory as a strong practical advantage.
To contact sales for pricing and lead time:
Payment Methods
Shipping Methods
Our Credentials
Product Description:
B&R Automation's 5PP5CP.US15-00 is a computing unit in the 5PP Power Panels series. It combines processor, chipset, memory, and graphics hardware inside a panel format so that machine builders can deploy control logic and operator displays directly at the installation point within an automated cell. By integrating these elements, the device reduces cabinet space and cabling compared with discrete PC arrangements.
Its computing core is built on a 45 nm process and uses the Intel Atom Z510PT processor. The single core operates at 1100 MHz, while an external bus of 400 MHz links it to the Intel US15WPT chipset that hosts USB, SATA, and display interfaces. The SSE2, SSE3, and SSSE3 command set expands arithmetic capability for motion libraries and graphical widgets. Low-latency data retrieval is provided by a 32 kB L1 cache and a 512 kB L2 cache, and the Insyde BIOS bootloader initializes these resources during startup. Visual output is generated by the Intel Graphics Media Accelerator 500, a controller integrated into the chipset that draws the user interface without a discrete GPU.
The memory subsystem employs one channel of DDR2 SDRAM with a maximum capacity of 2 GB. When visualization is active, up to 256 MB of that pool is dedicated to the frame buffer, enabling screens to be rendered at a maximum depth of 32-bit color without external frame buffers. A streamlined topology minimizes heat and allows predictable execution times required for deterministic sequencing in industrial automation. Even with those reservations, overhead remains for the real-time operating system and fieldbus middleware demanded by modern machines.
